"Express Mail" mailing label number EL576622984US

Date of Deposit: May 25, 2001

Our Case No. 10808/27 01 P 09241 US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTORS:

Sasan Cyrusian

TITLE:

Differential CMOS Controlled Delay

Unit

ATTORNEYS:

Rodney A. Daniel

Registration No. 31,605

David W. Okey

Registration No. 42,959

BRINKS HOFER GILSON & LIONE

P.O. BOX 10395

CHICAGO, ILLINOIS 60610

(312) 321-4200

5

DIFFERENTIAL CMOS CONTROLLED DELAY UNIT

BACKGROUND OF THE INVENTION

The present invention relates generally to delay units, and the present invention relates more particularly to complementary metal oxide semiconductor (CMOS) delay units used in voltage-controlled oscillators. Many CMOS applications require delay units in order to control a function, to synchronize operations, or bring stability to a circuit. Differential delay circuits are generally preferred over single-input units, but differential delay units tend to have worse

One CMOS application requiring a delay unit is a voltage controlled noise performance. oscillator. A ring oscillator with two delay units allows four output signals spaced at ninety electrical degrees, useful for timing and control purposes. There are only a few known CMOS differential delay circuits that may be used in ring oscillators having only two delay stages. Using CMOS circuitry has several inherent advantages, including low cost, small size, good insulation from the substrate and protection from power noise. It is difficult to design for ring oscillators with only two delay stages, since the delay stages need to have a gain higher than one and a phase shift of 90 degrees at the same time. However, differential ring oscillators with only two delay stages are desirable, since they offer better phase noise and jitter performance, as compared to a ring oscillator having more than two delay stages and the same power consumption level.

Figure 1 depicts a prior art delay cell 10. The prior art delay cell 10 includes linear gain amplifier transistors 11, load transistors 12 and 13, a current source transistor 14, and a bias input voltages 16 and 18. The negative MOS (NMOS) input transistors 11 constitute a linear gain amplifier. The positive MOS (PMOS) devices 12 and 13 are loads. Note that transistors 12 are connected into the circuit as diodes, that is, with their gates shorted to their drains. The delay of the delay cell 10 is changed through control of the tail current source 14 and transistor 17. Increasing the tail current by increasing bias voltage 16

5

25

increases the transconductance g_m of the input transistors 11. This has the effect of increasing the gain or speed of the cell. For proper functioning of the delay cell, a corresponding increase is needed in the g_m of PMOS load transistors 12 and 13.

In another way of using this device, reducing the second bias voltage 18, also increases the g_m of the PMOS devices connected to this node. Second bias voltage 18 is set in such a way that the g_m of the devices connected to the second bias voltage 18 is the same the g_m of diode connected PMOS devices 12 when the input differential voltage is zero. In an ideal case, the gain of the delay cell 10 remains the same for higher or lower tail current, but the g_m of the differential input stage and load elements are increased. This increases the speed of the cell. Diode connected PMOS devices are necessary in order to define the output common mode voltage level. This device is thus both complicated and also limited in its functions.

Fig. 2 depicts a prior art delay unit 20 using many transistors and connections. Delay unit 20 includes a differential amplifier 21 and a positive feedback amplifier 22, each delay cell made of four transistors. The differential amplifier 21 includes transistors 23 and 26, while the positive feedback amplifier 22 includes transistors 24 and 25. Transistors 23 and 24 are NMOS transistors while transistors 25, 26 are PMOS transistors. The vertical series of transistors, pairing an NMOS upper transistor 23, 24 with a lower PMOS transistor 25, 26, constitute complementary amplifiers, with their gates connected as input terminals and their drains connected as an output terminal.

With their sources connected, the several transistors 23, 26 act as a differential amplifier, receiving an input signal from input terminals $V_{\text{in 1}}$ and $V_{\text{in 2}}$. The differential amplifier amplifies the input signals and sends output voltages V_{out2} , charging and discharging capacitors Cs_1 and Cs_2 . Transistors 24, 25 constitute a positive feedback circuit, in that their gates are tied to their drains, and to the output of the differential amplifier. The diagram also depicts inherent

5

parasitic capacitance of the circuit. When input signals are placed into the input terminals, the differential amplifier charges and discharges the capacitances to form differential outputs. The delay of the delay cell is set by the capacitances and the discharge currents. Controlling transistor 28 determines the discharge current, and hence transistor 28 must be able to supply more current than is available through transistors 23 and 24.

The circuit of Fig. 2 thus is limited by the requirement of a large number of transistors, nine, and the inherent parasitic capacitance associated with the size of the circuit. Some of the problems of present circuits include long trains of transistors required for a single delay unit. These longer trains tend to suffer even more from some of the noise disadvantages of such circuits, especially lowfrequency noise. Other circuits cannot be used in applications where the environment may include wide temperature or process variations. Such circuits may also suffer from non-symmetry between rise times and fall times of the circuit. A better controlled delay unit is needed.

In order to address the deficiencies of the prior art, a better delay unit is BRIEF SUMMARY disclosed that meets these needs by minimizing the number of transistors and components in a delay unit. Also disclosed is a voltage controlled oscillator or frequency synthesizer that employs at least two of these delay units.

One embodiment includes a differential controlled delay unit having a positive feedback amplifier and a linear amplifier, each amplifier having two transistors. The positive feedback amplifier has two transistors connected backto-back, in which the gate of one transistor is connected to the source of the other transistor. A control input voltage, acting also as a positive power supply, is connected to the drains to the transistors. The outputs or sources of the positive feedback amplifier are connected to inputs or drains of a linear amplifier, the linear amplifier also having two transistors. A differential voltage is input to

5

10

the gates of the linear amplifier. The output of the delay unit is taken from the joined outputs of the positive feedback amplifier and the linear amplifier.

Another embodiment includes a voltage controlled oscillator using two such delay units in series. The oscillator has a first delay unit and a second delay unit, each having four transistors. In both units, a first and a second transistor are connected as a first amplifier, a two-transistor positive amplifier, with the gate of the first transistor connected to the source of the second transistor, and the source of the second transistor connected to the gate of the first transistor. There is a second amplifier having a third and a fourth transistor, the drains of the third and fourth transistors connector to the sources of the first and third transistors respectively, the connections forming outputs of each of the two delay units. The outputs of the first delay unit are connected to gates of the second amplifier of the second delay unit, and the outputs of the second delay unit are connected to gates of the second amplifier of the first delay unit. A control input and power supply voltage are then connected to the drains of the first amplifiers.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

Figs. 1 and 2 are prior art delay units.

Figs. 3a and 3b are embodiments of a delay unit.

Figs. 4a and 4b are further embodiments of a delay unit

Figs. 5-8 are delay unit embodiments useful for a two-stage voltage controlled oscillator or voltage controlled delay line.

Fig. 9 is an embodiment with an improved voltage-to-frequency circuit using the delay unit.

Fig. 10 is an embodiment of a delay unit embodiment useful as a frequency synthesizer.

Fig. 11 is an embodiment with a phase locked loop.

Fig. 12 is an embodiment with a delay locked loop.

Fig. 13 is an embodiment with a phase accumulator.

5

Fig. 14 is an embodiment of a 6-cell delay line.

DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS

In the discussion below, transistors are described as CMOS transistors, and in particular as p-channel MOS (PMOS) or n-channel MOS (NMOS) transistors. Those skilled in the art will recognize that the terms p-channel and n-channel might more accurately describe the transistors discussed herein, since channel might more accurately describe the transistors discussed herein, since these transistors are typically not manufactured by depositing metallic elements, except possibly for external connections. Rather, source and gate regions are doped to either p-type or n-type, indicating whether the channel between source and drain conducts via depletion mode (holes) or enhancement mode (electrons). Nevertheless, the terms PMOS and NMOS are more-commonly used, and are so used herein to mean those transistors manufactured by CMOS processes.

Fig. 3a depicts a delay unit 30 having a positive feedback amplifier 50, a linear amplifier 52, and a differential output voltage. Transistors 56 and 58 are linear amplifier 52, and are connected back-to-back in the sense that the gate of PMOS transistors and are connected back-to-back in the sense that the gate of each transistor is tied to the drain of the other transistor. A supply voltage and control voltage V_{pos}, along with its return or a negative supply, V_{neg}, control the amplifier. The drains of the transistors 56, 58 are connected to a linear amplifier 52, and particularly to the drains of NMOS transistors 60 and 62. A differential voltage signal is connected to the gates of the linear amplifier transistors 60, 62. The voltage output, now having a delay determined by the supply and control voltage and V_{in}, is taken from the V_{out} terminals, the joint outputs 68 of the positive feedback amplifier 50 and the input signal to the linear amplifier 52.

In this configuration, the positive feedback amplifier 50 is wired so that the transistors 56, 58 act as pull-up transistors, while the linear amplifier 52 act as pull-down transistors. Thus, the delay unit is fully differential, with the positive pull-down transistors. Thus, the delay unit is fully differential delay) amplifier feedback portion 50 coupling the outputs of the linear (differential delay) amplifier

25

5

52. The circuit works by forcing both outputs of the delay stage to have 180 degrees phase difference. With this design, and that of Fig. 4a, below, the delay unit is able to use nearly all of the available positive input voltage, that is, there is a large voltage swing, from V_{neg} nearly to the V_{pos} input and control voltage. This allows the delay unit to have a larger range of delay outputs for the user and improves the ratio of oscillation signal to noise. This design also provides for inearly symmetric rise and fall times of the phase outputs of the delay units, whether a single unit or several in series to form a voltage oscillator or frequency synthesizer.

Fig. 3b depicts another way to increase the load of the positive feedback portion 51 of the amplifier 33, by adding "MOS diodes," that is, additional PMOS transistors 57, 59. Transistors 57, 59 have their gates connected with their drains, in parallel with positive feedback transistors 56, 58. Thus, the "MOS diodes" increase the transconductance of the feedback amplifier 51 portion of the amplifier 33, and thus the ratio of transconductance of the feedback amplifier to the transconductance of the linear amplifier 52 portion, consisting of NMOS the transistors 60, 62. The output terminals 68 remain. In one embodiment, the NMOS transistors 60, 62 have an n-channel width of about 5.76 micrometers and a length of about 0.18 micrometers. The PMOS transistors 56, 58 have a p-channel width of about 7.6 micrometers and a length of about 0.18 micrometers. The PMOS diodes 57, 59 have a p-channel width of about 1.0 micrometers and a p-channel length of about 0.18 micrometers.

Fig. 4a depicts a complementary version of the delay unit 40, in which the PMOS and NMOS transistors are essentially reversed as compared to the delay unit 30 of Fig. 3a. This circuit functions similarly. Depending on the properties of the manufacturing process used, such as CMOS manufacturing processes for the manufacturing process used, such as CMOS manufacturing processes for some embodiments, it may make sense to prefer one implementation to the other. The delay cell 40 includes a linear amplifier 66 and a positive feedback other. The delay cell connects to a power source, Vpos and its return or amplifier 70. The delay cell connects to a power source, Vpos and its return or

5

10

ground, Vneg. The linear amplifier 66 includes PMOS transistors 72, 74. The drains of the PMOS transistors 72, 74 lead to the drains of the NMOS transistors 76, 78 are 76, 78 of the positive feedback amplifier 70. The NMOS transistors 76, 78 are connected back-to-back, with the gate of one tied to the drain of the other. The output signal of the delay unit is taken as a differential voltage output at the points of connection 68 between the linear amplifier 66 and the positive feedback amplifier 70. The circuit works by forcing the output signals of the delay stage to have 180 degrees phase difference.

Fig. 4b is another embodiment of a delay unit 43, paralleling "MOS diodes" 67, 69 across positive feedback amplifier portion 71 and positive feedback amplifier NMOS transistors 76, 78. Transistors 67, 69 are NMOS transistors having their gates connected with their drains. The remainder of the delay unit 43 includes linear amplifier 66 and PMOS transistors 72, 74. As is well known, the ratios between the rise and fall times of the delay units may be adjusted by changing the ratio of transconductance or conductivity of NMOS and PMOS transistors of the delay units. In operation, this may be accomplished by adjusting the control voltage and the input (gate) voltage of the delay units. In manufacturing, the channel width and channel length (W/L) of the PMOS and NMOS transistors may also be changed so that the W/L are as desired.

IN CMOS manufacturing, both PMOS and NMOS transistors are manufactured side-by-side. CMOS components are among the smallest commercially available, thus making the transistors and circuits built from them as small as possible. The inherent, parasitic capacitance is thus also kept as small as possible. This provides excellent frequency response and keeps jitter to a minimum. Because all the circuits are manufactured on the same wafer of silicon, the integrated circuits, whether oscillators, delay units, or other circuitry, tend to be affected relatively equally by temperature, environmental conditions, and variations inherent in the manufacturing process. These variations may

25

5

include humidity, atmospheres, furnace conditions, material lots, or even furnace carriers used. All circuits made at one time tend to be equally affected.

Fig. 5 depicts another embodiment, in which two identical delay units 82 and 84 are connected in series as shown, to form a voltage controlled oscillator 80 (VCO) or voltage-to-frequency converter. In Fig. 5, delay unit 82 depicts a first stage of the VCO 80, while delay unit 84 depicts the second stage, wherein the only difference between the two stages is the manner of connecting their outputs. First delay unit 82 and second delay unit 84 both include a first (feedback) amplifier 50 and a second (linear) amplifier 52. First amplifiers 50 (feedback) amplifier 50 and a second (linear) amplifier 52. First amplifiers, with include PMOS transistors 86, 88, connected as positive feedback amplifiers, with a gate of one transistor tied to a drain of the other. Second amplifiers 52 include NMOS transistors 90, 92, connected as linear amplifiers, and with their drains connected to the drains of the first amplifiers 50 as an output signal. The use of the control input and positive supply voltage 94 both as a power source and as a control input takes advantage of the inherent advantages of CMOS technology, connecting to the sources of transistors 86 and 88 in delay units 82 and 84.

The control input to the positive terminals 94 is as shown, and a negative supply voltage (or ground) at terminal 96. The output phases of the respective feedback amplifiers 50 and linear amplifiers 52 are connected as shown at connections 68, in both the first and the second delay units 82, 84. Thus, the first and second amplifiers are connected, with the output of first stage phase 1 and phase 3 connected to the gates of the second phase linear amplifier. The output signal of the second stage unit is taken as shown, with output phase 2 connected to the gate of the linear amplifier transistor 90 of the first stage, and the output to the gate of the linear amplifier transistor 92. The output signal of the VCO is taken from output terminals 99 as shown, wherein the frequency of the output signals will vary with the control input and positive supply voltage. The VCO functions by charging and discharging the inherent parasitic capacitance from its output nodes to positive or negative power nodes and also between

different output nodes. The timing of the charging and discharging is dependent on the voltage inputs to the VCO 80 or voltage-to-frequency converter.

As may be apparent from Fig. 5, and will be shown later in Fig. 6, one or more than one output signal of a VCO may be used, that is one or more than one phase output of a VCO may be used. The embodiments depicted here with the improved delay units deliver all phases, in Fig. 5, four phases, of the same frequency with equal time and phase distance between the outputs, two outputs per delay unit. Thus, in the 2-delay unit VCO of Fig. 5, there are four equidistant phases. A VCO having three differential delay units will yield six equidistant phases, and so on. The output terminals need not be discrete components, but may be any point of contact between traces or conductive paths of the delay unit. Thus, the word "terminal," whether applied to input terminals, output terminals, or a point of input voltage or current to any drain, source or gate, may mean any point of contact, rather than a specific component meant to be soldered or welded on.

Fig. 6 is another embodiment of a two-delay unit 91 for a VCO, this time using two delay units 40, 41 from Fig. 4a. Delay units 40, 41 each have a first (linear) amplifier 66 and a second (feedback) amplifier 70. The first amplifier 66 of each delay unit has PMOS transistors 72, 74, and the second amplifier 70 of each delay unit has NMOS transistors 76, 78. In the first delay unit 40 of this embodiment, a positive voltage V_{pos} is connected to PMOS transistors 72 and 74, whose drains are connected to drains of NMOS transistors 76, 78. A gate of each NMOS transistor 76, 78 is joined to a drain of the other NMOS transistor, 78, 76. Output connections 68, joining the first and second amplifiers, are connected to the second delay unit 41, and to gates of PMOS transistors 72, 74 of the second delay unit 41. Drains of the PMOS transistors 76, 78 of the second delay unit, forming connections 68. Output terminals 79 of the VCO

5

10

provide an output signal. Note that several delay units in series may constitute a "delay unit" or a "delay line."

Figs. 5 and 6 depicted embodiments in which similar versions of two delay units were joined in series to provide a 2-delay unit VCO. Other embodiments may used three or more delay units. In still other embodiments, two or more delay units may be used, including both embodiments of the delay units according to Figs. 3a, 3b, 4a, and 4b. Fig. 7 depicts a two-delay cell delay unit 93 in which a delay unit 30 according to Fig. 3a is used as a first delay cell, and a delay unit 40 according to Fig. 4a is used as a second delay cell. Fig. 8 depicts an embodiment in which a delay unit 40 is a first delay cell, with a delay unit 30 as the second delay cell. Other embodiments may use more than two delay units, by simply connecting the joined drains of one delay unit to the gates of the next.

In Fig. 7, two delay cell unit 93 has a first delay unit 30 having a first amplifier 50 and a second amplifier 52, joined at connections 68. The first amplifier 50 has PMOS transistors 56, 58, in which a gate of one PMOS transistor is connected to a drain of the other, while the second amplifier 52 has NMOS transistors 60, 62 connected to accept an input voltage. The amplifiers are connected at connections 68 and then to a second delay unit 40. Delay unit 40 is of the complementary type depicted in Fig. 4a, in which first amplifier 66 has PMOS transistors 72, 74, and second amplifier 70 has NMOS transistors 76, 78. Amplifiers 70 and 66 are connected at connections 68, and an output may be taken at terminals 81.

In Fig. 8, the order of the delay units in two-stage delay cell 95 is reversed, with a first delay unit 40 and a second delay unit 30. First delay unit 40 has a first amplifier 66 and second amplifier 70, first amplifier 66 with PMOS transistors 72, 74 connected to receive an input voltage at their gates. The second amplifier 70 has NMOS transistors 76, 78, in which a gate of one transistor is connected to a drain of the other. The first amplifier and the second amplifier are connected at

5

connections 68 by the drains of the several transistors, and thence to the second delay unit 30. Second delay unit 30 has a first amplifier 50 and a second amplifier 52, the two amplifiers connected at connections 68, at which connection an output signal may be taken. First amplifier 50 has back-to-back connections in which a gate of one PMOS transistor 56, 58 is connected to a drain of the other. Second amplifier 52 is connected to receive the input signal from the first delay unit at gates of NMOS transistors 60, 62, and the drains of the transistors are connected to connectors 68.

Fig. 9 is another embodiment of a voltage-to-frequency converter 100, this time using an explicit charge pump, 98, a buffer amplifier 109, and a two-unit delay cell 97, similar to that depicted in Fig. 5. Charge pump 98 includes two transistors 102, 104 with gates connected to control inputs 106, and having current sources 110. The output of the charge pump charges and discharges through capacitor 108, and is buffered by buffer amplifier 109. The buffered output voltage then becomes the input voltage to the two-unit delay cell 97, similar to that of Fig. 5, with all elements as previously described. Fig. 10 is another embodiment of a VCO 101, with the output phase signals 1, 2, 3 and 4 connected to amplifiers 111 for the four output phases in two-unit delay cell 97. Each output signal is removed in phase at least 90 degrees from the others.

Delay units are also useful in synchronizing outputs or removing a clock delay in a circuit. Two circuits remove clock delay, a phase-locked loop and a delay-locked loop. These circuits may also perform other functions, such as frequency synthesis and phase shifting. Fig. 11 is an embodiment of a phase-locked loop 115 using a delay unit of the above description. A two-delay stage voltage-controlled oscillator (VCO) 120 or voltage-to-frequency converter may send its output signals to voltage divider 130 and simultaneously to a phase frequency detector 140. The VCO will run at input reference frequency, Vin, multiplied by the feedback divider factor from the feedback divider 130. The output of the feedback counter is connected to the feedback input signal of the

phase frequency detector 140. The charge pump 150 charges and discharges through a loop filter 160, which includes a resistor in series to a buffer amplifier 170 and a capacitor to ground. Multiple output signals V_{out} of each desired phase may be taken from the VCO or ring oscillator 120.

5

10

nasset a lesses

25

Fig. 12 is an embodiment with a delay locked loop 185. A signal is input into a phase detector 200 simultaneously with a feedback signal from a voltage controlled oscillator 190. If the object of the delay locked loop 185 is to remove a certain amount of delay, the output signal may be exactly one cycle (or an certain number of cycles) removed from the input signal. The output signal of integral number of cycles) removed from the input signal. The output signal of the phase detector 200 then charges a charge pump 210 through loop filter 220. Loop filter 220 may consist only of a capacitor to ground. The output signal is Loop filter 230 may consist only of a capacitor to control the delay line 190.

Fig. 13 is an embodiment of a VCO using delay units in a phase accumulator circuit 195. A voltage signal is input to a phase frequency detector 240, along with feedback from a phase accumulator 280. The phase accumulator may have a programmable input 290. The output signal of the phase accumulator may be set to remove a certain amount of delay, and then phase accumulator may be set to remove a certain amount of delay, and then sent to a charge pump and loop filter 250 and a buffer amplifier 260 before entering the VCO/delay line 270 as a control input and voltage source. All phase output signals 275 from a VCO/delay line 270 may be connected to a phase accumulator 280 and thence used in outside circuits, such as a toggle flip/flop 300. In an 8-delay-unit VCO, there are 16 phase output signals possible. The phase accumulator 280 simply counts, based on the frequency input from the VCO 270. The frequency is added to the value of the current count. The counter will reach its maximum value and then roll over. The higher the frequency, the

In one embodiment, phase accumulator 280 starts at rising edge of the first output signal 275 of the VCO 270 and stops at the rising edge of nth output. In one embodiment, n may be from 1 to 17 inclusive. The phase accumulator

5

10

280 then restarts at first rising edge. It toggles a flip/flop 300 at the first and nth rising edge. Since n is programmable, the toggle frequency can be programmed. In another embodiment, the accumulator generates a toggle signal at a first rising edge. It generates a second toggle signal at nth rising edge. It generates a third edge signal at (2*(1-n)+1) rising edge. It generates additional toggle signals by toggle signal at (2*(1-n)+1) rising edge. It generates additional toggle signals by increasing 2 (in the above formula) to 3 and so on. If the number of phase increasing 2 (in the above formula) to 3 and so on. If the number of phase outputs is larger than 16, the programmable unit may subtract 16 from it and that all toggle signals are essentially the same signal.

Although only a few embodiments of the invention have been discussed, other embodiments are contemplated. For example, delay units may be used in many other kinds of instruments or circuits requiring jitter-free oscillators or frequency generators. The embodiments featured use only one or two delay units in tandem, but embodiments with multiple units may also be used. For units in tandem, but embodiments with multiple units may also be used. For units in tandem, but embodiments with multiple units may also be used. For units in tandem, but embodiments with multiple units may also be used. For units in tandem, but embodiments with multiple units may also be used. For units in tandem, but embodiments with multiple units may also be used. For units in tandem, a frequency generator or counter may be divided into decades, and one or more delay units provided for each decade. Many other circuits requiring an oscillator, a frequency generator, a phase-locked loop, a delay-lock loop, or a oscillator, a frequency generator, a phase-locked loop, a delay-lock loop, or a oscillator, a frequency generator, a phase-locked loop, a delay-lock loop, or a oscillator, a frequency generator and supply voltage at rail 96 delay units 30 connected in an example of a 6-cell delay line 310, having 6 delay units 30 connected in series, receiving a control and supply voltage at rail 94 and a return or negative supply voltage at rail 96, receiving an input differential voltage signal at terminals 314.

312, and outputting a differential output voltage signal at output terminals 314.

Of course, other outputs and phase outputs may be taken from internal connections of the delay units of the delay line 310.

It is therefore intended that the foregoing description illustrates rather than limits this invention, and that it is the following claims, including all equivalents, which define this invention. Of course, it should be understood that a wide range of changes and modifications may be made to the embodiments described

above. Accordingly, it is the intention of the applicants to protect all variations and modifications within the valid scope of the present invention.